150ac0c2af
AR-1 - Adding support category for distributions AR-4 - Remove Allwinner legacy AR-5 - Drop Udoo family and move Udoo board into newly created imx6 family AR-9 - Rename sunxi-next to sunxi-legacy AR-10 - Rename sunxi-dev to sunxi-current AR-11 - Adding Radxa Rockpi S support AR-13 - Rename rockchip64-default to rockchip64-legacy AR-14 - Add rockchip64-current as mainline source AR-15 - Drop Rockchip 4.19.y NEXT, current become 5.3.y AR-16 - Rename RK3399 default to legacy AR-17 - Rename Odroid XU4 next and default to legacy 4.14.y, add DEV 5.4.y AR-18 - Add Odroid N2 current mainline AR-19 - Move Odroid C1 to meson family AR-20 - Rename mvebu64-default to mvebu64-legacy AR-21 - Rename mvebu-default to mvebu-legacy AR-22 - Rename mvebu-next to mvebu-current AR-23 - Drop meson64 default and next, current becomes former DEV 5.3.y AR-24 - Drop cubox family and move Cubox/Hummingboard boards under imx6 AR-26 - Adjust motd AR-27 - Enabling distribution release status AR-28 - Added new GCC compilers AR-29 - Implementing Ubuntu Eoan AR-30 - Add desktop packages per board or family AR-31 - Remove (Ubuntu/Debian) distribution name from image filename AR-32 - Move arch configs from configuration.sh to separate arm64 and armhf config files AR-33 - Revision numbers for beta builds changed to day_in_the_year AR-34 - Patches support linked patches AR-35 - Break meson64 family into gxbb and gxl AR-36 - Add Nanopineo2 Black AR-38 - Upgrade option from old branches to new one via armbian-config AR-41 - Show full timezone info AR-43 - Merge Odroid N2 to meson64 AR-44 - Enable FORCE_BOOTSCRIPT_UPDATE for all builds
83 lines
2.3 KiB
Diff
83 lines
2.3 KiB
Diff
From 0ab580b2eac299d7f73c2ff3e7bf590a3fc7ea6d Mon Sep 17 00:00:00 2001
|
|
From: Ondrej Jirman <megous@megous.com>
|
|
Date: Fri, 20 Apr 2018 04:05:28 +0200
|
|
Subject: [PATCH 68/82] ARM: dts: sun8i-a83t: Add clock-frequency to avoid boot
|
|
warnings
|
|
|
|
Signed-off-by: Ondrej Jirman <megous@megous.com>
|
|
---
|
|
arch/arm/boot/dts/sun8i-a83t.dtsi | 8 ++++++++
|
|
1 file changed, 8 insertions(+)
|
|
|
|
diff --git a/arch/arm/boot/dts/sun8i-a83t.dtsi b/arch/arm/boot/dts/sun8i-a83t.dtsi
|
|
index bffcee058627..c09d8ee2f7c5 100644
|
|
--- a/arch/arm/boot/dts/sun8i-a83t.dtsi
|
|
+++ b/arch/arm/boot/dts/sun8i-a83t.dtsi
|
|
@@ -65,6 +65,7 @@
|
|
clocks = <&ccu CLK_C0CPUX>;
|
|
clock-names = "cpu";
|
|
compatible = "arm,cortex-a7";
|
|
+ clock-frequency = <1200000000>;
|
|
device_type = "cpu";
|
|
operating-points-v2 = <&cpu0_opp_table>;
|
|
cci-control-port = <&cci_control0>;
|
|
@@ -77,6 +78,7 @@
|
|
|
|
cpu@1 {
|
|
compatible = "arm,cortex-a7";
|
|
+ clock-frequency = <1200000000>;
|
|
device_type = "cpu";
|
|
operating-points-v2 = <&cpu0_opp_table>;
|
|
cci-control-port = <&cci_control0>;
|
|
@@ -86,6 +88,7 @@
|
|
|
|
cpu@2 {
|
|
compatible = "arm,cortex-a7";
|
|
+ clock-frequency = <1200000000>;
|
|
device_type = "cpu";
|
|
operating-points-v2 = <&cpu0_opp_table>;
|
|
cci-control-port = <&cci_control0>;
|
|
@@ -95,6 +98,7 @@
|
|
|
|
cpu@3 {
|
|
compatible = "arm,cortex-a7";
|
|
+ clock-frequency = <1200000000>;
|
|
device_type = "cpu";
|
|
operating-points-v2 = <&cpu0_opp_table>;
|
|
cci-control-port = <&cci_control0>;
|
|
@@ -106,6 +110,7 @@
|
|
clocks = <&ccu CLK_C1CPUX>;
|
|
clock-names = "cpu";
|
|
compatible = "arm,cortex-a7";
|
|
+ clock-frequency = <1200000000>;
|
|
device_type = "cpu";
|
|
operating-points-v2 = <&cpu1_opp_table>;
|
|
cci-control-port = <&cci_control1>;
|
|
@@ -118,6 +123,7 @@
|
|
|
|
cpu@101 {
|
|
compatible = "arm,cortex-a7";
|
|
+ clock-frequency = <1200000000>;
|
|
device_type = "cpu";
|
|
operating-points-v2 = <&cpu1_opp_table>;
|
|
cci-control-port = <&cci_control1>;
|
|
@@ -127,6 +133,7 @@
|
|
|
|
cpu@102 {
|
|
compatible = "arm,cortex-a7";
|
|
+ clock-frequency = <1200000000>;
|
|
device_type = "cpu";
|
|
operating-points-v2 = <&cpu1_opp_table>;
|
|
cci-control-port = <&cci_control1>;
|
|
@@ -136,6 +143,7 @@
|
|
|
|
cpu@103 {
|
|
compatible = "arm,cortex-a7";
|
|
+ clock-frequency = <1200000000>;
|
|
device_type = "cpu";
|
|
operating-points-v2 = <&cpu1_opp_table>;
|
|
cci-control-port = <&cci_control1>;
|
|
--
|
|
2.20.1
|
|
|