32 lines
1.4 KiB
Diff
32 lines
1.4 KiB
Diff
From 182a6e3ae155fe2a0d9f4380c8f46b531d8e867b Mon Sep 17 00:00:00 2001
|
|
From: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
|
|
Date: Fri, 1 May 2020 23:16:07 +0200
|
|
Subject: [PATCH 18/96] dt-bindings: clock: meson8b: Add the RMII reference
|
|
clock input
|
|
|
|
Amlogic Meson8 SoCs need an external 50MHz RMII reference clock. This is
|
|
either provided by the Ethernet PHY or an external oscillator. Add the
|
|
documentation for this clock input.
|
|
|
|
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
|
|
---
|
|
.../devicetree/bindings/clock/amlogic,meson8b-clkc.txt | 2 ++
|
|
1 file changed, 2 insertions(+)
|
|
|
|
diff --git a/Documentation/devicetree/bindings/clock/amlogic,meson8b-clkc.txt b/Documentation/devicetree/bindings/clock/amlogic,meson8b-clkc.txt
|
|
index cc51e4746..a2602b5d5 100644
|
|
--- a/Documentation/devicetree/bindings/clock/amlogic,meson8b-clkc.txt
|
|
+++ b/Documentation/devicetree/bindings/clock/amlogic,meson8b-clkc.txt
|
|
@@ -16,6 +16,8 @@ Required Properties:
|
|
* "xtal": the 24MHz system oscillator
|
|
* "ddr_pll": the DDR PLL clock
|
|
* "clk_32k": (if present) the 32kHz clock signal from GPIOAO_6 (CLK_32K_IN)
|
|
+ * "rmii_clk": (if present) the 50MHz RMII reference clock (from the PHY or
|
|
+ an external oscillator
|
|
|
|
Parent node should have the following properties :
|
|
- compatible: "amlogic,meson-hhi-sysctrl", "simple-mfd", "syscon"
|
|
--
|
|
2.45.1
|
|
|