e7377248b3
* Bump Meson64 EDGE to 5.13 * Bump Rockchip64 EDGE to 5.13.y * Bump Odroid Xu4 edge to 5.13.y * Bump rockchip edge to 5.13.y
53 lines
1.1 KiB
Diff
53 lines
1.1 KiB
Diff
diff --git a/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus.dts b/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus.dts
|
|
new file mode 100644
|
|
index 000000000..2ee07d15a
|
|
--- /dev/null
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus.dts
|
|
@@ -0,0 +1,46 @@
|
|
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
+/*
|
|
+ * Copyright (c) 2020 Shenzhen Xunlong Software CO.,Limited
|
|
+ * Copyright (c) 2021 AmadeusGhost <amadeus@jmu.edu.cn>
|
|
+ *
|
|
+ * Based on Nanopi R2S
|
|
+ */
|
|
+
|
|
+#include "rk3328-nanopi-r2-rev00.dts"
|
|
+
|
|
+/ {
|
|
+ model = "Xunlong Orange Pi R1 Plus";
|
|
+ compatible = "xunlong,orangepi-r1-plus", "rockchip,rk3328";
|
|
+};
|
|
+
|
|
+&leds_gpio {
|
|
+ rockchip,pins = <3 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
+};
|
|
+
|
|
+&leds {
|
|
+ led@1 {
|
|
+ gpios = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&mach {
|
|
+ compatible = "orangepi,board";
|
|
+ hwrev = <2>;
|
|
+ machine = "ORANGEPI-R1PLUS";
|
|
+ model = "OrangePi R1PLUS";
|
|
+};
|
|
+
|
|
+&spi0 {
|
|
+ max-freq = <48000000>;
|
|
+ status = "okay";
|
|
+
|
|
+ flash@0 {
|
|
+ compatible = "jedec,spi-nor";
|
|
+ reg = <0>;
|
|
+ spi-max-frequency = <10000000>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&uart1 {
|
|
+ status = "okay";
|
|
+};
|