7cfb5732ef
- hopefully I got them all - not `rk3528-01-arm64-dts-rockchip-Add-PCIe-Gen2x1-controller-for-RK` as that was a 6.19 backport
43 lines
1.3 KiB
Diff
43 lines
1.3 KiB
Diff
From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
|
|
From: Jonas Karlman <jonas@kwiboo.se>
|
|
Date: Sun, 27 Jul 2025 14:44:01 +0000
|
|
Subject: arm64: dts: rockchip: Add SFC node for RK3528
|
|
|
|
The Flexible Serial Flash Interface (FSPI) controller in Rockchip RK3528
|
|
is similar to the one included in e.g. RK3568 and RK3588.
|
|
|
|
Add device tree node for the Flexible Serial Flash Interface (FSPI)
|
|
controller in RK3528.
|
|
|
|
Signed-off-by: Jonas Karlman <jonas@kwiboo.se>
|
|
---
|
|
arch/arm64/boot/dts/rockchip/rk3528.dtsi | 12 ++++++++++
|
|
1 file changed, 12 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3528.dtsi b/arch/arm64/boot/dts/rockchip/rk3528.dtsi
|
|
index 111111111111..222222222222 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3528.dtsi
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3528.dtsi
|
|
@@ -1128,6 +1128,18 @@ sdhci: mmc@ffbf0000 {
|
|
status = "disabled";
|
|
};
|
|
|
|
+ sfc: spi@ffc00000 {
|
|
+ compatible = "rockchip,sfc";
|
|
+ reg = <0x0 0xffc00000 0x0 0x4000>;
|
|
+ clocks = <&cru SCLK_SFC>, <&cru HCLK_SFC>;
|
|
+ clock-names = "clk_sfc", "hclk_sfc";
|
|
+ interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ power-domains = <&power RK3528_PD_VPU>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
sdio0: mmc@ffc10000 {
|
|
compatible = "rockchip,rk3528-dw-mshc",
|
|
"rockchip,rk3288-dw-mshc";
|
|
--
|
|
Armbian
|
|
|