https://github.com/ROCKNIX/distribution From ROCKNIX/devices/SM8550/linux/linux.aarch64.conf From ROCKNIX/devices/SM8550/patches/linux/ - 0001-msm-adreno-enable-A32.patch - 0002-qcom-dispcc-sm8550-Fix-disp_cc_mdss_mdp_clk_src.patch - 0003_drm-msm-dpu-Set-vsync-source-irrespective-of-mdp-.patch - 0030-input-rmi4-add-reset-gpio.patch - 0031_input--Add-driver-for-RSInput-Gamepad.patch - 0033_leds--Add-driver-for-HEROIC-HTR3212.patch - 0036_ASoC--qcom--sc8280xp-Add-support-for-Primary-I2S.patch - 0042_mmc--sdhci-msm--Toggle-the-FIFO-write-clock-after-.patch - 0047_ASoC--codecs--aw88166--AYN-Odin2-Specific-modifica.patch - 0050_pmk8550-pwm.patch - 0051-gpu-panel-add-Pocket-ACE-panel-driver.patch - 0052-gpu-panel-add-Pocket-DMG-panel-driver.patch - 0053-add-hynitron-touchscreen.patch - 0053-edt-ft5x06-add-no_regmap_bulk_read-option.patch - 0053-gpu-panel-add-Pocket-DS-lower-panel-driver.patch - 0054_sn3112-pwm-driver.patch - 0055_Synaptics-TD4328-LCD-panel.patch - 0056_Xm-Plus-XM91080G-panel.patch - 0057_Chipone-ICNA35XX-panel.patch - 0057_DDIC-CH13726A-panel.patch - 0058_AYN-Odin2-Mini--backlight.patch - 0059_AYN-Odin2-Mini--hynitron--cstxxx.patch - 0060-Add-Silergy-SY7758-backlight-driver.patch - 0061-regulator-add-sgm3804-i2c-regulator-for-panel-power-.patch - 0062_rsinput--regulator.patch - 0070-drm-msm-remove-DRIVER_SYNCOBJ_TIMELINE.patch - 0071-HACK-fix-usb-boot-hang.patch - 0100-SM8550-Fix-L2-cache-for-CPU2-and-add-cache-sizes.patch - 0101-SM8550-Add-DDR-LLCC-L3-CPU-bandwidth-scaling.patch - 0102-20240424_wuxilin123_ayn_odin_2_support.patch - 0103_arm64--dts--qcom--sm8550--add-UART15.patch - 0104-drm-panel-Add-Retroid-Pocket-6-panel.patch - 0120-20250728_konradybcio_gpu_cc_power_requirements_reality_check.patch - 0122-interconnect__qcom__sm8550__Enable_QoS_configuration.patch - 0154-dts-qcom-sm8550-add-opp-acd-level.patch - 0200_arm64--dts--qcom--Add-AYN-QCS8550-Common.patch - 0201_arm64--dts--qcom--Add-AYN-Odin2.patch - 0202_arm64--dts--qcom--Add-AYN-Odin2-Mini.patch - 0203_arm64--dts--qcom--Add-AYN-Odin2-Portal.patch - 0204_arm64--dts--qcom--Add-AYN-Thor.patch - 0210_arm64--dts--qcom--Add-AYANEO-Pocket-Common.patch - 0211_arm64--dts--qcom--Add-AYANEO-Pocket-ACE.patch - 0212_arm64--dts--qcom--Add-AYANEO-Pocket-DMG.patch - 0213_arm64--dts--qcom--Add-AYANEO-Pocket-EVO.patch - 0214_arm64--dts--qcom--Add-AYANEO-Pocket-DS.patch - 0500-ROCKNIX-set-boot-fanspeed.patch - 0501-ROCKNIX-fix-wifi-and-bt-mac.patch - 0503-ROCKNIX-battery-name.patch - v5_20251120_quic_utiwari_crypto_qce_add_runtime_pm_and_interconnect_bandwidth_scaling_support.patch
1659 lines
42 KiB
Diff
1659 lines
42 KiB
Diff
From e7bfacb6894dbd2edfa9dc4758f1cf45ce0b3231 Mon Sep 17 00:00:00 2001
|
|
From: Teguh Sobirin <teguh@sobir.in>
|
|
Date: Mon, 27 Oct 2025 17:37:46 +0800
|
|
Subject: [PATCH] arm64: dts: qcom: Add AYN QCS8550 Common
|
|
|
|
Signed-off-by: Teguh Sobirin <teguh@sobir.in>
|
|
---
|
|
.../boot/dts/qcom/qcs8550-ayn-common.dtsi | 1445 +++++++++++++++++
|
|
1 file changed, 1445 insertions(+)
|
|
create mode 100644 arch/arm64/boot/dts/qcom/qcs8550-ayn-common.dtsi
|
|
|
|
diff --git a/arch/arm64/boot/dts/qcom/qcs8550-ayn-common.dtsi b/arch/arm64/boot/dts/qcom/qcs8550-ayn-common.dtsi
|
|
new file mode 100644
|
|
index 000000000000..0954c1854a05
|
|
--- /dev/null
|
|
+++ b/arch/arm64/boot/dts/qcom/qcs8550-ayn-common.dtsi
|
|
@@ -0,0 +1,1638 @@
|
|
+// SPDX-License-Identifier: BSD-3-Clause
|
|
+/*
|
|
+ * Copyright (c) 2025, Teguh Sobirin.
|
|
+ */
|
|
+
|
|
+#include <dt-bindings/leds/common.h>
|
|
+#include <dt-bindings/regulator/qcom,rpmh-regulator.h>
|
|
+#include "qcs8550.dtsi"
|
|
+#include "pm8550.dtsi"
|
|
+#include "pm8550b.dtsi"
|
|
+#define PMK8550VE_SID 5
|
|
+#include "pm8550ve.dtsi"
|
|
+#include "pm8550vs.dtsi"
|
|
+#include "pmk8550.dtsi"
|
|
+
|
|
+/delete-node/ &aop_image_mem;
|
|
+/delete-node/ &aop_config_mem;
|
|
+/delete-node/ &camera_mem;
|
|
+/delete-node/ &ipa_fw_mem;
|
|
+/delete-node/ &ipa_gsi_mem;
|
|
+/delete-node/ &mpss_dsm_mem;
|
|
+/delete-node/ &mpss_mem;
|
|
+/delete-node/ &q6_mpss_dtb_mem;
|
|
+
|
|
+/delete-node/ &remoteproc_mpss;
|
|
+
|
|
+/ {
|
|
+ chassis-type = "handset";
|
|
+ rocknix-u-boot-dt-id = "u-boot-odin2";
|
|
+
|
|
+ aliases {
|
|
+ serial0 = &uart7;
|
|
+ serial1 = &uart14;
|
|
+ serial2 = &uart15;
|
|
+ };
|
|
+
|
|
+ chosen {
|
|
+ stdout-path = "serial0:115200n8";
|
|
+ };
|
|
+
|
|
+ gpio-keys {
|
|
+ compatible = "gpio-keys";
|
|
+
|
|
+ pinctrl-0 = <&volume_up_n>;
|
|
+ pinctrl-names = "default";
|
|
+
|
|
+ key-volume-up {
|
|
+ label = "Volume Up";
|
|
+ debounce-interval = <15>;
|
|
+ gpios = <&pm8550_gpios 6 GPIO_ACTIVE_LOW>;
|
|
+ linux,code = <KEY_VOLUMEUP>;
|
|
+ linux,can-disable;
|
|
+ wakeup-source;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ pmic-glink {
|
|
+ compatible = "qcom,sm8550-pmic-glink", "qcom,pmic-glink";
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+ orientation-gpios = <&tlmm 11 GPIO_ACTIVE_HIGH>;
|
|
+
|
|
+ connector@0 {
|
|
+ compatible = "usb-c-connector";
|
|
+ reg = <0>;
|
|
+ power-role = "dual";
|
|
+ data-role = "dual";
|
|
+
|
|
+ ports {
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ port@0 {
|
|
+ reg = <0>;
|
|
+
|
|
+ pmic_glink_hs_in: endpoint {
|
|
+ remote-endpoint = <&usb_1_dwc3_hs>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ port@1 {
|
|
+ reg = <1>;
|
|
+
|
|
+ pmic_glink_ss_in: endpoint {
|
|
+ remote-endpoint = <&usb_dp_qmpphy_out>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ port@2 {
|
|
+ reg = <2>;
|
|
+
|
|
+ pmic_glink_sbu: endpoint {
|
|
+ remote-endpoint = <&usb0_sbu_mux>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+
|
|
+ pwm_fan: pwm-fan {
|
|
+ compatible = "pwm-fan";
|
|
+
|
|
+ fan-supply = <&vdd_fan_5v0>;
|
|
+ pwms = <&pm8550_pwm 3 40000>;
|
|
+
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&fan_pwm_active>, <&fan_int>;
|
|
+
|
|
+ pulses-per-revolution = <4>;
|
|
+ interrupt-parent = <&tlmm>;
|
|
+ interrupts = <13 IRQ_TYPE_EDGE_FALLING>;
|
|
+
|
|
+ cooling-levels = <0 30 45 60 70 90 120 150>;
|
|
+ #cooling-cells = <2>;
|
|
+ };
|
|
+
|
|
+ reserved-memory {
|
|
+ hyp_mem: hyp-region@80000000 {
|
|
+ reg = <0 0x80000000 0 0xa00000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ cpusys_vm_mem: cpusys-vm-region@80a00000 {
|
|
+ reg = <0 0x80a00000 0 0x400000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ hyp_tags_mem: hyp-tags-region@80e00000 {
|
|
+ reg = <0 0x80e00000 0 0x3d0000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ xbl_sc_mem: xbl-sc-region@d8100000 {
|
|
+ reg = <0 0xd8100000 0 0x40000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ hyp_tags_reserved_mem: hyp-tags-reserved-region@811d0000 {
|
|
+ reg = <0 0x811d0000 0 0x30000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ xbl_dt_log_merged_mem: xbl-dt-log-merged-region@81a00000 {
|
|
+ reg = <0 0x81a00000 0 0x260000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ aop_config_merged_mem: aop-config-merged-region@81c80000 {
|
|
+ reg = <0 0x81c80000 0 0x74000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ chipinfo_mem: chipinfo-region@81cf4000 {
|
|
+ reg = <0 0x81cf4000 0 0x1000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ global_sync_mem: global-sync-region@82600000 {
|
|
+ reg = <0 0x82600000 0 0x100000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ tz_stat_mem: tz-stat-region@82700000 {
|
|
+ reg = <0 0x82700000 0 0x100000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ cpucp_fw_mem: cpucp-fw-region@d8140000 {
|
|
+ reg = <0 0xd8140000 0 0x1c0000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ qtee_mem: qtee-region@d8300000 {
|
|
+ reg = <0 0xd8300000 0 0x500000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ hwfence_shbuf: hwfence-shbuf-region@e6440000 {
|
|
+ reg = <0 0xe6440000 0 0x2dd000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ hyp_ext_reserved_mem: hyp-ext-reserved-region@ff700000 {
|
|
+ reg = <0 0xff700000 0 0x100000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ llcc_lpi_mem: llcc_lpi_region@ff800000 {
|
|
+ reg = <0 0xff800000 0 0x600000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ hyp_ext_tags_mem: hyp-ext-tags-region@fce00000 {
|
|
+ reg = <0 0xfce00000 0 0x2900000>;
|
|
+ no-map;
|
|
+ };
|
|
+
|
|
+ splash_region: splash_region@b8000000 {
|
|
+ reg = <0x0 0xb8000000 0x0 0x2b00000>;
|
|
+ label = "cont_splash_region";
|
|
+ no-map;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ thermal-zones {
|
|
+ cpuss0-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ cpuss0_fan0: trip-point2 { temperature = <50000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss0_fan1: trip-point3 { temperature = <55000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss0_fan2: trip-point4 { temperature = <60000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss0_fan3: trip-point5 { temperature = <65000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss0_fan4: trip-point6 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss0_fan5: trip-point7 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss0_fan6: trip-point8 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map0 { trip = <&cpuss0_fan0>; cooling-device = <&pwm_fan 0 1>; };
|
|
+ map1 { trip = <&cpuss0_fan1>; cooling-device = <&pwm_fan 1 2>; };
|
|
+ map2 { trip = <&cpuss0_fan2>; cooling-device = <&pwm_fan 2 3>; };
|
|
+ map3 { trip = <&cpuss0_fan3>; cooling-device = <&pwm_fan 3 4>; };
|
|
+ map4 { trip = <&cpuss0_fan4>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map5 { trip = <&cpuss0_fan5>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map6 { trip = <&cpuss0_fan6>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ cpuss1-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ cpuss1_fan0: trip-point2 { temperature = <50000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss1_fan1: trip-point3 { temperature = <55000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss1_fan2: trip-point4 { temperature = <60000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss1_fan3: trip-point5 { temperature = <65000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss1_fan4: trip-point6 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss1_fan5: trip-point7 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss1_fan6: trip-point8 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map0 { trip = <&cpuss1_fan0>; cooling-device = <&pwm_fan 0 1>; };
|
|
+ map1 { trip = <&cpuss1_fan1>; cooling-device = <&pwm_fan 1 2>; };
|
|
+ map2 { trip = <&cpuss1_fan2>; cooling-device = <&pwm_fan 2 3>; };
|
|
+ map3 { trip = <&cpuss1_fan3>; cooling-device = <&pwm_fan 3 4>; };
|
|
+ map4 { trip = <&cpuss1_fan4>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map5 { trip = <&cpuss1_fan5>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map6 { trip = <&cpuss1_fan6>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ cpuss2-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ cpuss2_fan0: trip-point2 { temperature = <50000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss2_fan1: trip-point3 { temperature = <55000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss2_fan2: trip-point4 { temperature = <60000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss2_fan3: trip-point5 { temperature = <65000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss2_fan4: trip-point6 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss2_fan5: trip-point7 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss2_fan6: trip-point8 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map0 { trip = <&cpuss2_fan0>; cooling-device = <&pwm_fan 0 1>; };
|
|
+ map1 { trip = <&cpuss2_fan1>; cooling-device = <&pwm_fan 1 2>; };
|
|
+ map2 { trip = <&cpuss2_fan2>; cooling-device = <&pwm_fan 2 3>; };
|
|
+ map3 { trip = <&cpuss2_fan3>; cooling-device = <&pwm_fan 3 4>; };
|
|
+ map4 { trip = <&cpuss2_fan4>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map5 { trip = <&cpuss2_fan5>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map6 { trip = <&cpuss2_fan6>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ cpuss3-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ cpuss3_fan0: trip-point2 { temperature = <50000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss3_fan1: trip-point3 { temperature = <55000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss3_fan2: trip-point4 { temperature = <60000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss3_fan3: trip-point5 { temperature = <65000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss3_fan4: trip-point6 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss3_fan5: trip-point7 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpuss3_fan6: trip-point8 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map0 { trip = <&cpuss3_fan0>; cooling-device = <&pwm_fan 0 1>; };
|
|
+ map1 { trip = <&cpuss3_fan1>; cooling-device = <&pwm_fan 1 2>; };
|
|
+ map2 { trip = <&cpuss3_fan2>; cooling-device = <&pwm_fan 2 3>; };
|
|
+ map3 { trip = <&cpuss3_fan3>; cooling-device = <&pwm_fan 3 4>; };
|
|
+ map4 { trip = <&cpuss3_fan4>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map5 { trip = <&cpuss3_fan5>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map6 { trip = <&cpuss3_fan6>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ cpu7-top-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ cpu7_top_fan0: trip-point2 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpu7_top_fan1: trip-point3 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ cpu7_top_fan2: trip-point4 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map0 { trip = <&cpu7_top_fan0>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map1 { trip = <&cpu7_top_fan1>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map2 { trip = <&cpu7_top_fan2>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ gpuss-0-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ gpuss0_fan0: trip-point3 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss0_fan1: trip-point4 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss0_fan2: trip-point5 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map1 { trip = <&gpuss0_fan0>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map2 { trip = <&gpuss0_fan1>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map3 { trip = <&gpuss0_fan2>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ gpuss-1-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ gpuss1_fan0: trip-point3 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss1_fan1: trip-point4 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss1_fan2: trip-point5 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map1 { trip = <&gpuss1_fan0>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map2 { trip = <&gpuss1_fan1>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map3 { trip = <&gpuss1_fan2>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ gpuss-2-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ gpuss2_fan0: trip-point3 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss2_fan1: trip-point4 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss2_fan2: trip-point5 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map1 { trip = <&gpuss2_fan0>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map2 { trip = <&gpuss2_fan1>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map3 { trip = <&gpuss2_fan2>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ gpuss-3-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ gpuss3_fan0: trip-point3 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss3_fan1: trip-point4 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss3_fan2: trip-point5 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map1 { trip = <&gpuss3_fan0>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map2 { trip = <&gpuss3_fan1>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map3 { trip = <&gpuss3_fan2>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ gpuss-4-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ gpuss4_fan0: trip-point3 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss4_fan1: trip-point4 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss4_fan2: trip-point5 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map1 { trip = <&gpuss4_fan0>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map2 { trip = <&gpuss4_fan1>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map3 { trip = <&gpuss4_fan2>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ gpuss-5-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ gpuss5_fan0: trip-point3 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss5_fan1: trip-point4 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss5_fan2: trip-point5 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map1 { trip = <&gpuss5_fan0>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map2 { trip = <&gpuss5_fan1>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map3 { trip = <&gpuss5_fan2>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ gpuss-6-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ gpuss6_fan0: trip-point3 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss6_fan1: trip-point4 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss6_fan2: trip-point5 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map1 { trip = <&gpuss6_fan0>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map2 { trip = <&gpuss6_fan1>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map3 { trip = <&gpuss6_fan2>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ gpuss-7-thermal {
|
|
+ polling-delay = <200>;
|
|
+ trips {
|
|
+ gpuss7_fan0: trip-point3 { temperature = <70000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss7_fan1: trip-point4 { temperature = <75000>; hysteresis = <3000>; type = "active"; };
|
|
+ gpuss7_fan2: trip-point5 { temperature = <80000>; hysteresis = <3000>; type = "active"; };
|
|
+ };
|
|
+
|
|
+ cooling-maps {
|
|
+ map1 { trip = <&gpuss7_fan0>; cooling-device = <&pwm_fan 4 5>; };
|
|
+ map2 { trip = <&gpuss7_fan1>; cooling-device = <&pwm_fan 5 6>; };
|
|
+ map3 { trip = <&gpuss7_fan2>; cooling-device = <&pwm_fan 6 7>; };
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+
|
|
+ sound {
|
|
+ compatible = "qcom,sm8550-sndcard", "qcom,sm8450-sndcard";
|
|
+ pinctrl-0 = <&lpi_i2s3_active>;
|
|
+ pinctrl-names = "default";
|
|
+
|
|
+ clocks = <&q6prmcc LPASS_CLK_ID_SEN_MI2S_IBIT LPASS_CLK_ATTRIBUTE_COUPLE_NO>;
|
|
+ clock-names = "i2s_clk";
|
|
+
|
|
+ assigned-clocks = <&q6prmcc LPASS_CLK_ID_SEN_MI2S_IBIT LPASS_CLK_ATTRIBUTE_COUPLE_NO>;
|
|
+ assigned-clock-rates = <1536000>;
|
|
+
|
|
+ model = "AYN-Odin2";
|
|
+ audio-routing =
|
|
+ "IN1_HPHL", "HPHL_OUT",
|
|
+ "IN2_HPHR", "HPHR_OUT",
|
|
+ "AMIC2", "MIC BIAS2",
|
|
+ "TX SWR_INPUT1", "ADC2_OUTPUT";
|
|
+
|
|
+ speaker-i2s-dai-link {
|
|
+ link-name = "Primary MI2S Playback";
|
|
+
|
|
+ cpu {
|
|
+ sound-dai = <&q6apmbedai PRIMARY_MI2S_RX>;
|
|
+ };
|
|
+
|
|
+ codec {
|
|
+ sound-dai = <&spk_amp_l 0>, <&spk_amp_r 0>;
|
|
+ };
|
|
+
|
|
+ platform {
|
|
+ sound-dai = <&q6apm>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ wcd-playback-dai-link {
|
|
+ link-name = "WCD Playback";
|
|
+
|
|
+ cpu {
|
|
+ sound-dai = <&q6apmbedai RX_CODEC_DMA_RX_0>;
|
|
+ };
|
|
+
|
|
+ codec {
|
|
+ sound-dai = <&wcd938x 0>, <&swr1 0>, <&lpass_rxmacro 0>;
|
|
+ };
|
|
+
|
|
+ platform {
|
|
+ sound-dai = <&q6apm>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ wcd-capture-dai-link {
|
|
+ link-name = "WCD Capture";
|
|
+
|
|
+ cpu {
|
|
+ sound-dai = <&q6apmbedai TX_CODEC_DMA_TX_3>;
|
|
+ };
|
|
+
|
|
+ codec {
|
|
+ sound-dai = <&wcd938x 1>, <&swr2 0>, <&lpass_txmacro 0>;
|
|
+ };
|
|
+
|
|
+ platform {
|
|
+ sound-dai = <&q6apm>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ dp0-dai-link {
|
|
+ link-name = "DP0 Playback";
|
|
+ cpu {
|
|
+ sound-dai = <&q6apmbedai DISPLAY_PORT_RX_0>;
|
|
+ };
|
|
+
|
|
+ platform {
|
|
+ sound-dai = <&q6apm>;
|
|
+ };
|
|
+
|
|
+ codec {
|
|
+ sound-dai = <&mdss_dp0>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+
|
|
+ usb0-sbu-mux {
|
|
+ compatible = "gpio-sbu-mux";
|
|
+
|
|
+ enable-gpios = <&tlmm 140 GPIO_ACTIVE_LOW>;
|
|
+ select-gpios = <&tlmm 141 GPIO_ACTIVE_HIGH>;
|
|
+
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&usb0_sbu_default>;
|
|
+
|
|
+ mode-switch;
|
|
+ orientation-switch;
|
|
+
|
|
+ port {
|
|
+ usb0_sbu_mux: endpoint {
|
|
+ remote-endpoint = <&pmic_glink_sbu>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+
|
|
+ vdd_fan_5v0: vdd-fan-5v0-regulator {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "vdd_fan_5v0";
|
|
+
|
|
+ regulator-min-microvolt = <5000000>;
|
|
+ regulator-max-microvolt = <5000000>;
|
|
+
|
|
+ gpio = <&tlmm 109 GPIO_ACTIVE_HIGH>;
|
|
+ enable-active-high;
|
|
+
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&fan_pwr_active>;
|
|
+
|
|
+ regulator-state-mem {
|
|
+ regulator-off-in-suspend;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ vdd_mcu_3v3: vdd-mcu-3v3-regulator {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "vdd_mcu_3v3";
|
|
+
|
|
+ regulator-min-microvolt = <3300000>;
|
|
+ regulator-max-microvolt = <3300000>;
|
|
+
|
|
+ gpio = <&tlmm 99 GPIO_ACTIVE_HIGH>;
|
|
+ regulator-always-on;
|
|
+ regulator-boot-on;
|
|
+ enable-active-high;
|
|
+ };
|
|
+
|
|
+ vph_pwr: regulator-vph-pwr {
|
|
+ compatible = "regulator-fixed";
|
|
+ regulator-name = "vph_pwr";
|
|
+ regulator-min-microvolt = <3700000>;
|
|
+ regulator-max-microvolt = <3700000>;
|
|
+
|
|
+ regulator-always-on;
|
|
+ regulator-boot-on;
|
|
+ };
|
|
+
|
|
+ wcd938x: audio-codec {
|
|
+ compatible = "qcom,wcd9385-codec";
|
|
+
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&wcd_default>;
|
|
+
|
|
+ qcom,micbias1-microvolt = <1800000>;
|
|
+ qcom,micbias2-microvolt = <1800000>;
|
|
+ qcom,micbias3-microvolt = <1800000>;
|
|
+ qcom,micbias4-microvolt = <1800000>;
|
|
+ qcom,mbhc-buttons-vthreshold-microvolt = <75000 150000 237000 500000 500000 500000 500000 500000>;
|
|
+ qcom,mbhc-headset-vthreshold-microvolt = <1700000>;
|
|
+ qcom,mbhc-headphone-vthreshold-microvolt = <50000>;
|
|
+ qcom,rx-device = <&wcd_rx>;
|
|
+ qcom,tx-device = <&wcd_tx>;
|
|
+
|
|
+ reset-gpios = <&tlmm 108 GPIO_ACTIVE_LOW>;
|
|
+
|
|
+ vdd-buck-supply = <&vreg_l15b_1p8>;
|
|
+ vdd-rxtx-supply = <&vreg_l15b_1p8>;
|
|
+ vdd-io-supply = <&vreg_l15b_1p8>;
|
|
+ vdd-mic-bias-supply = <&vreg_bob1>;
|
|
+
|
|
+ #sound-dai-cells = <1>;
|
|
+ };
|
|
+
|
|
+ wcn7850-pmu {
|
|
+ compatible = "qcom,wcn7850-pmu";
|
|
+
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&wlan_en>, <&bt_default>, <&pmk8550_sleep_clk>;
|
|
+
|
|
+ wlan-enable-gpios = <&tlmm 80 GPIO_ACTIVE_HIGH>;
|
|
+ bt-enable-gpios = <&tlmm 81 GPIO_ACTIVE_HIGH>;
|
|
+
|
|
+ vdd-supply = <&vreg_s5g_0p8>;
|
|
+ vddio-supply = <&vreg_l15b_1p8>;
|
|
+ vddaon-supply = <&vreg_s2g_0p8>;
|
|
+ vdddig-supply = <&vreg_s4e_0p95>;
|
|
+ vddrfa1p2-supply = <&vreg_s4g_1p3>;
|
|
+ vddrfa1p8-supply = <&vreg_s6g_1p8>;
|
|
+
|
|
+ regulators {
|
|
+ vreg_pmu_rfa_cmn: ldo0 {
|
|
+ regulator-name = "vreg_pmu_rfa_cmn";
|
|
+ };
|
|
+
|
|
+ vreg_pmu_aon_0p59: ldo1 {
|
|
+ regulator-name = "vreg_pmu_aon_0p59";
|
|
+ };
|
|
+
|
|
+ vreg_pmu_wlcx_0p8: ldo2 {
|
|
+ regulator-name = "vreg_pmu_wlcx_0p8";
|
|
+ };
|
|
+
|
|
+ vreg_pmu_wlmx_0p85: ldo3 {
|
|
+ regulator-name = "vreg_pmu_wlmx_0p85";
|
|
+ };
|
|
+
|
|
+ vreg_pmu_btcmx_0p85: ldo4 {
|
|
+ regulator-name = "vreg_pmu_btcmx_0p85";
|
|
+ };
|
|
+
|
|
+ vreg_pmu_rfa_0p8: ldo5 {
|
|
+ regulator-name = "vreg_pmu_rfa_0p8";
|
|
+ };
|
|
+
|
|
+ vreg_pmu_rfa_1p2: ldo6 {
|
|
+ regulator-name = "vreg_pmu_rfa_1p2";
|
|
+ };
|
|
+
|
|
+ vreg_pmu_rfa_1p8: ldo7 {
|
|
+ regulator-name = "vreg_pmu_rfa_1p8";
|
|
+ };
|
|
+
|
|
+ vreg_pmu_pcie_0p9: ldo8 {
|
|
+ regulator-name = "vreg_pmu_pcie_0p9";
|
|
+ };
|
|
+
|
|
+ vreg_pmu_pcie_1p8: ldo9 {
|
|
+ regulator-name = "vreg_pmu_pcie_1p8";
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&apps_rsc {
|
|
+ regulators-0 {
|
|
+ compatible = "qcom,pm8550-rpmh-regulators";
|
|
+ qcom,pmic-id = "b";
|
|
+
|
|
+ vdd-bob1-supply = <&vph_pwr>;
|
|
+ vdd-bob2-supply = <&vph_pwr>;
|
|
+ vdd-l1-l4-l10-supply = <&vreg_s6g_1p8>;
|
|
+ vdd-l2-l13-l14-supply = <&vreg_bob1>;
|
|
+ vdd-l3-supply = <&vreg_s4g_1p3>;
|
|
+ vdd-l5-l16-supply = <&vreg_bob1>;
|
|
+ vdd-l6-l7-supply = <&vreg_bob1>;
|
|
+ vdd-l8-l9-supply = <&vreg_bob1>;
|
|
+ vdd-l11-supply = <&vreg_s4g_1p3>;
|
|
+ vdd-l12-supply = <&vreg_s6g_1p8>;
|
|
+ vdd-l15-supply = <&vreg_s6g_1p8>;
|
|
+ vdd-l17-supply = <&vreg_bob2>;
|
|
+
|
|
+ vreg_bob1: bob1 {
|
|
+ regulator-name = "vreg_bob1";
|
|
+ regulator-min-microvolt = <3296000>;
|
|
+ regulator-max-microvolt = <3960000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_bob2: bob2 {
|
|
+ regulator-name = "vreg_bob2";
|
|
+ regulator-min-microvolt = <2720000>;
|
|
+ regulator-max-microvolt = <3960000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l2b_3p0: ldo2 {
|
|
+ regulator-name = "vreg_l2b_3p0";
|
|
+ regulator-min-microvolt = <3008000>;
|
|
+ regulator-max-microvolt = <3008000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l5b_3p1: ldo5 {
|
|
+ regulator-name = "vreg_l5b_3p1";
|
|
+ regulator-min-microvolt = <3104000>;
|
|
+ regulator-max-microvolt = <3104000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l6b_1p8: ldo6 {
|
|
+ regulator-name = "vreg_l6b_1p8";
|
|
+ regulator-min-microvolt = <1800000>;
|
|
+ regulator-max-microvolt = <3008000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l7b_1p8: ldo7 {
|
|
+ regulator-name = "vreg_l7b_1p8";
|
|
+ regulator-min-microvolt = <1800000>;
|
|
+ regulator-max-microvolt = <3008000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l8b_1p8: ldo8 {
|
|
+ regulator-name = "vreg_l8b_1p8";
|
|
+ regulator-min-microvolt = <1800000>;
|
|
+ regulator-max-microvolt = <3008000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l9b_2p9: ldo9 {
|
|
+ regulator-name = "vreg_l9b_2p9";
|
|
+ regulator-min-microvolt = <2960000>;
|
|
+ regulator-max-microvolt = <3008000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l11b_1p2: ldo11 {
|
|
+ regulator-name = "vreg_l11b_1p2";
|
|
+ regulator-min-microvolt = <1200000>;
|
|
+ regulator-max-microvolt = <1504000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l12b_1p8: ldo12 {
|
|
+ regulator-name = "vreg_l12b_1p8";
|
|
+ regulator-min-microvolt = <1800000>;
|
|
+ regulator-max-microvolt = <1800000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l13b_3p0: ldo13 {
|
|
+ regulator-name = "vreg_l13b_3p0";
|
|
+ regulator-min-microvolt = <3000000>;
|
|
+ regulator-max-microvolt = <3000000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l14b_3p2: ldo14 {
|
|
+ regulator-name = "vreg_l14b_3p2";
|
|
+ regulator-min-microvolt = <3200000>;
|
|
+ regulator-max-microvolt = <3200000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l15b_1p8: ldo15 {
|
|
+ regulator-name = "vreg_l15b_1p8";
|
|
+ regulator-min-microvolt = <1800000>;
|
|
+ regulator-max-microvolt = <1800000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l16b_2p8: ldo16 {
|
|
+ regulator-name = "vreg_l16b_2p8";
|
|
+ regulator-min-microvolt = <2800000>;
|
|
+ regulator-max-microvolt = <2800000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l17b_2p5: ldo17 {
|
|
+ regulator-name = "vreg_l17b_2p5";
|
|
+ regulator-min-microvolt = <2504000>;
|
|
+ regulator-max-microvolt = <2504000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ regulators-1 {
|
|
+ compatible = "qcom,pm8550vs-rpmh-regulators";
|
|
+ qcom,pmic-id = "c";
|
|
+
|
|
+ vdd-l1-supply = <&vreg_s4g_1p3>;
|
|
+ vdd-l2-supply = <&vreg_s4e_0p95>;
|
|
+ vdd-l3-supply = <&vreg_s4e_0p95>;
|
|
+
|
|
+ vreg_l3c_0p9: ldo3 {
|
|
+ regulator-name = "vreg_l3c_0p9";
|
|
+ regulator-min-microvolt = <880000>;
|
|
+ regulator-max-microvolt = <912000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ regulators-2 {
|
|
+ compatible = "qcom,pm8550vs-rpmh-regulators";
|
|
+ qcom,pmic-id = "d";
|
|
+
|
|
+ vdd-l1-supply = <&vreg_s4e_0p95>;
|
|
+ vdd-l2-supply = <&vreg_s4e_0p95>;
|
|
+ vdd-l3-supply = <&vreg_s4e_0p95>;
|
|
+
|
|
+ vreg_l1d_0p88: ldo1 {
|
|
+ regulator-name = "vreg_l1d_0p88";
|
|
+ regulator-min-microvolt = <880000>;
|
|
+ regulator-max-microvolt = <920000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ regulators-3 {
|
|
+ compatible = "qcom,pm8550vs-rpmh-regulators";
|
|
+ qcom,pmic-id = "e";
|
|
+
|
|
+ vdd-l1-supply = <&vreg_s4e_0p95>;
|
|
+ vdd-l2-supply = <&vreg_s4e_0p95>;
|
|
+ vdd-l3-supply = <&vreg_s4g_1p3>;
|
|
+ vdd-s4-supply = <&vph_pwr>;
|
|
+ vdd-s5-supply = <&vph_pwr>;
|
|
+
|
|
+ vreg_s4e_0p95: smps4 {
|
|
+ regulator-name = "vreg_s4e_0p95";
|
|
+ regulator-min-microvolt = <904000>;
|
|
+ regulator-max-microvolt = <984000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_s5e_1p08: smps5 {
|
|
+ regulator-name = "vreg_s5e_1p08";
|
|
+ regulator-min-microvolt = <1010000>;
|
|
+ regulator-max-microvolt = <1120000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l1e_0p88: ldo1 {
|
|
+ regulator-name = "vreg_l1e_0p88";
|
|
+ regulator-min-microvolt = <880000>;
|
|
+ regulator-max-microvolt = <912000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l2e_0p9: ldo2 {
|
|
+ regulator-name = "vreg_l2e_0p9";
|
|
+ regulator-min-microvolt = <870000>;
|
|
+ regulator-max-microvolt = <970000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l3e_1p2: ldo3 {
|
|
+ regulator-name = "vreg_l3e_1p2";
|
|
+ regulator-min-microvolt = <1200000>;
|
|
+ regulator-max-microvolt = <1200000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ regulators-4 {
|
|
+ compatible = "qcom,pm8550ve-rpmh-regulators";
|
|
+ qcom,pmic-id = "f";
|
|
+
|
|
+ vdd-l1-supply = <&vreg_s4e_0p95>;
|
|
+ vdd-l2-supply = <&vreg_s4e_0p95>;
|
|
+ vdd-l3-supply = <&vreg_s4e_0p95>;
|
|
+ vdd-s4-supply = <&vph_pwr>;
|
|
+
|
|
+ vreg_s4f_0p5: smps4 {
|
|
+ regulator-name = "vreg_s4f_0p5";
|
|
+ regulator-min-microvolt = <300000>;
|
|
+ regulator-max-microvolt = <700000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l1f_0p9: ldo1 {
|
|
+ regulator-name = "vreg_l1f_0p9";
|
|
+ regulator-min-microvolt = <880000>;
|
|
+ regulator-max-microvolt = <912000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l2f_0p88: ldo2 {
|
|
+ regulator-name = "vreg_l2f_0p88";
|
|
+ regulator-min-microvolt = <880000>;
|
|
+ regulator-max-microvolt = <912000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l3f_0p88: ldo3 {
|
|
+ regulator-name = "vreg_l3f_0p88";
|
|
+ regulator-min-microvolt = <880000>;
|
|
+ regulator-max-microvolt = <912000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ regulators-5 {
|
|
+ compatible = "qcom,pm8550vs-rpmh-regulators";
|
|
+ qcom,pmic-id = "g";
|
|
+
|
|
+ vdd-l1-supply = <&vreg_s4g_1p3>;
|
|
+ vdd-l2-supply = <&vreg_s4g_1p3>;
|
|
+ vdd-l3-supply = <&vreg_s4g_1p3>;
|
|
+ vdd-s1-supply = <&vph_pwr>;
|
|
+ vdd-s2-supply = <&vph_pwr>;
|
|
+ vdd-s3-supply = <&vph_pwr>;
|
|
+ vdd-s4-supply = <&vph_pwr>;
|
|
+ vdd-s5-supply = <&vph_pwr>;
|
|
+ vdd-s6-supply = <&vph_pwr>;
|
|
+
|
|
+ vreg_s1g_1p2: smps1 {
|
|
+ regulator-name = "vreg_s1g_1p2";
|
|
+ regulator-min-microvolt = <1200000>;
|
|
+ regulator-max-microvolt = <1300000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_s2g_0p8: smps2 {
|
|
+ regulator-name = "vreg_s2g_0p8";
|
|
+ regulator-min-microvolt = <800000>;
|
|
+ regulator-max-microvolt = <1000000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_s3g_0p7: smps3 {
|
|
+ regulator-name = "vreg_s3g_0p7";
|
|
+ regulator-min-microvolt = <300000>;
|
|
+ regulator-max-microvolt = <1004000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_s4g_1p3: smps4 {
|
|
+ regulator-name = "vreg_s4g_1p3";
|
|
+ regulator-min-microvolt = <1200000>;
|
|
+ regulator-max-microvolt = <1352000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_s5g_0p8: smps5 {
|
|
+ regulator-name = "vreg_s5g_0p8";
|
|
+ regulator-min-microvolt = <500000>;
|
|
+ regulator-max-microvolt = <1004000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_s6g_1p8: smps6 {
|
|
+ regulator-name = "vreg_s6g_1p8";
|
|
+ regulator-min-microvolt = <1800000>;
|
|
+ regulator-max-microvolt = <2000000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l1g_1p2: ldo1 {
|
|
+ regulator-name = "vreg_l1g_1p2";
|
|
+ regulator-min-microvolt = <1200000>;
|
|
+ regulator-max-microvolt = <1200000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+
|
|
+ vreg_l3g_1p2: ldo3 {
|
|
+ regulator-name = "vreg_l3g_1p2";
|
|
+ regulator-min-microvolt = <1200000>;
|
|
+ regulator-max-microvolt = <1200000>;
|
|
+ regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
|
|
+ regulator-allow-set-load;
|
|
+ regulator-allowed-modes = <RPMH_REGULATOR_MODE_LPM
|
|
+ RPMH_REGULATOR_MODE_HPM>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&gpi_dma1 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&gpi_dma2 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&gpu {
|
|
+ status = "okay";
|
|
+
|
|
+ zap-shader {
|
|
+ firmware-name = "qcom/sm8550/ayn/a740_zap.mbn";
|
|
+ };
|
|
+};
|
|
+
|
|
+&i2c0 {
|
|
+ clock-frequency = <400000>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&i2c4 {
|
|
+ clock-frequency = <400000>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&i2c12 {
|
|
+ clock-frequency = <400000>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&i2c_master_hub_0 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&i2c_hub_2 {
|
|
+ clock-frequency = <400000>;
|
|
+ status = "okay";
|
|
+
|
|
+ spk_amp_l: spk_amp_l@34 {
|
|
+ compatible = "awinic,aw88166";
|
|
+ reg = <0x34>;
|
|
+ #sound-dai-cells = <1>;
|
|
+ reset-gpios = <&tlmm 103 GPIO_ACTIVE_LOW>;
|
|
+ awinic,audio-channel = <0>;
|
|
+ awinic,sync-flag;
|
|
+ sound-name-prefix = "SPK_L";
|
|
+ };
|
|
+
|
|
+ spk_amp_r: spk_amp_r@35 {
|
|
+ compatible = "awinic,aw88166";
|
|
+ reg = <0x35>;
|
|
+ #sound-dai-cells = <1>;
|
|
+ reset-gpios = <&tlmm 100 GPIO_ACTIVE_LOW>;
|
|
+ awinic,audio-channel = <1>;
|
|
+ awinic,sync-flag;
|
|
+ sound-name-prefix = "SPK_R";
|
|
+ };
|
|
+};
|
|
+
|
|
+&iris {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&lpass_tlmm {
|
|
+ lpi_i2s3_active: lpi_i2s3-active-state {
|
|
+ sck-pins {
|
|
+ pins = "gpio12";
|
|
+ function = "i2s3_clk";
|
|
+ drive-strength = <8>;
|
|
+ bias-disable;
|
|
+ output-high;
|
|
+ };
|
|
+
|
|
+ ws-pins {
|
|
+ pins = "gpio13";
|
|
+ function = "i2s3_ws";
|
|
+ drive-strength = <8>;
|
|
+ bias-disable;
|
|
+ output-high;
|
|
+ };
|
|
+
|
|
+ data0-pins {
|
|
+ pins = "gpio17";
|
|
+ function = "i2s3_data";
|
|
+ drive-strength = <8>;
|
|
+ bias-disable;
|
|
+ output-high;
|
|
+ };
|
|
+
|
|
+ data1-pins {
|
|
+ pins = "gpio18";
|
|
+ function = "i2s3_data";
|
|
+ drive-strength = <8>;
|
|
+ bias-disable;
|
|
+ output-high;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&lpass_vamacro {
|
|
+ qcom,dmic-sample-rate = <4800000>;
|
|
+};
|
|
+
|
|
+&lpass_wsamacro {
|
|
+ status = "disabled";
|
|
+};
|
|
+
|
|
+&mdss {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&mdss_dp0 {
|
|
+ status = "okay";
|
|
+ sound-name-prefix = "Display Port0";
|
|
+};
|
|
+
|
|
+&mdss_dsi1 {
|
|
+ vdda-supply = <&vreg_l3e_1p2>;
|
|
+ status = "okay";
|
|
+
|
|
+ display_panel: panel@0 {
|
|
+ reg = <0>;
|
|
+
|
|
+ port {
|
|
+ panel1_in: endpoint {
|
|
+ remote-endpoint = <&mdss_dsi1_out>;
|
|
+ };
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&mdss_dsi1_out {
|
|
+ remote-endpoint = <&panel1_in>;
|
|
+ data-lanes = <0 1 2 3>;
|
|
+};
|
|
+
|
|
+&mdss_dsi1_phy {
|
|
+ vdds-supply = <&vreg_l1e_0p88>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pcie0 {
|
|
+ wake-gpios = <&tlmm 96 GPIO_ACTIVE_HIGH>;
|
|
+ perst-gpios = <&tlmm 94 GPIO_ACTIVE_LOW>;
|
|
+
|
|
+ pinctrl-0 = <&pcie0_default_state>;
|
|
+ pinctrl-names = "default";
|
|
+
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pcieport0 {
|
|
+ wifi@0 {
|
|
+ compatible = "pci17cb,1107";
|
|
+ reg = <0x10000 0x0 0x0 0x0 0x0>;
|
|
+
|
|
+ vddrfacmn-supply = <&vreg_pmu_rfa_cmn>;
|
|
+ vddaon-supply = <&vreg_pmu_aon_0p59>;
|
|
+ vddwlcx-supply = <&vreg_pmu_wlcx_0p8>;
|
|
+ vddwlmx-supply = <&vreg_pmu_wlmx_0p85>;
|
|
+ vddrfa0p8-supply = <&vreg_pmu_rfa_0p8>;
|
|
+ vddrfa1p2-supply = <&vreg_pmu_rfa_1p2>;
|
|
+ vddrfa1p8-supply = <&vreg_pmu_rfa_1p8>;
|
|
+ vddpcie0p9-supply = <&vreg_pmu_pcie_0p9>;
|
|
+ vddpcie1p8-supply = <&vreg_pmu_pcie_1p8>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&pcie0_phy {
|
|
+ vdda-phy-supply = <&vreg_l1e_0p88>;
|
|
+ vdda-pll-supply = <&vreg_l3e_1p2>;
|
|
+
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pm8550_gpios {
|
|
+ fan_pwm_active: fan-pwm-active-state {
|
|
+ pins = "gpio8";
|
|
+ function = "func1";
|
|
+ input-disable;
|
|
+ output-enable;
|
|
+ output-low;
|
|
+ bias-disable;
|
|
+ power-source = <1>;
|
|
+ };
|
|
+
|
|
+ sdc2_card_det_n: sdc2-card-det-n-state {
|
|
+ pins = "gpio12";
|
|
+ function = "normal";
|
|
+ input-enable;
|
|
+ output-disable;
|
|
+ bias-pull-up;
|
|
+ power-source = <1>;
|
|
+ };
|
|
+
|
|
+ volume_up_n: volume-up-n-state {
|
|
+ pins = "gpio6";
|
|
+ function = "normal";
|
|
+ power-source = <1>;
|
|
+ bias-pull-up;
|
|
+ input-enable;
|
|
+ };
|
|
+};
|
|
+
|
|
+&pm8550_pwm {
|
|
+ status = "okay";
|
|
+
|
|
+ power_led {
|
|
+ color = <LED_COLOR_ID_RGB>;
|
|
+ label = "power-led";
|
|
+
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ red@1 {
|
|
+ reg = <1>;
|
|
+ color = <LED_COLOR_ID_RED>;
|
|
+ };
|
|
+
|
|
+ green@2 {
|
|
+ reg = <2>;
|
|
+ color = <LED_COLOR_ID_GREEN>;
|
|
+ };
|
|
+
|
|
+ blue@3 {
|
|
+ reg = <3>;
|
|
+ color = <LED_COLOR_ID_BLUE>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
+&pm8550b_eusb2_repeater {
|
|
+ qcom,tune-usb2-disc-thres = /bits/ 8 <0x6>;
|
|
+ qcom,tune-usb2-amplitude = /bits/ 8 <0xb>;
|
|
+ qcom,tune-usb2-preem = /bits/ 8 <0x3>;
|
|
+ vdd18-supply = <&vreg_l15b_1p8>;
|
|
+ vdd3-supply = <&vreg_l5b_3p1>;
|
|
+};
|
|
+
|
|
+&pmk8550_gpios {
|
|
+ pmk8550_sleep_clk: sleep-clk-state {
|
|
+ pins = "gpio3";
|
|
+ function = "func1";
|
|
+ input-disable;
|
|
+ output-enable;
|
|
+ bias-disable;
|
|
+ power-source = <0>;
|
|
+ };
|
|
+
|
|
+ pwm_backlight_default: pwm-backlight-default-state {
|
|
+ pins = "gpio5";
|
|
+ function = "func3";
|
|
+ input-disable;
|
|
+ output-low;
|
|
+ output-enable;
|
|
+ bias-disable;
|
|
+ power-source = <0>;
|
|
+ qcom,drive-strength = <2>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&pmk8550_rtc {
|
|
+ nvmem-cells = <&rtc_offset>;
|
|
+ nvmem-cell-names = "offset";
|
|
+};
|
|
+
|
|
+&pmk8550_sdam_2 {
|
|
+ rtc_offset: rtc-offset@bc {
|
|
+ reg = <0xbc 0x4>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&pon_pwrkey {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&pon_resin {
|
|
+ linux,code = <KEY_VOLUMEDOWN>;
|
|
+
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&qupv3_id_0 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&qupv3_id_1 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&remoteproc_cdsp {
|
|
+ firmware-name = "qcom/sm8550/ayn/cdsp.mbn",
|
|
+ "qcom/sm8550/ayn/cdsp_dtb.mbn";
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&sdhc_2 {
|
|
+ cd-gpios = <&pm8550_gpios 12 GPIO_ACTIVE_LOW>;
|
|
+ pinctrl-names = "default", "sleep";
|
|
+ pinctrl-0 = <&sdc2_default &sdc2_card_det_n>;
|
|
+ pinctrl-1 = <&sdc2_sleep &sdc2_card_det_n>;
|
|
+ vmmc-supply = <&vreg_l9b_2p9>;
|
|
+ vqmmc-supply = <&vreg_l8b_1p8>;
|
|
+ max-sd-hs-hz = <37500000>;
|
|
+ no-sdio;
|
|
+ no-mmc;
|
|
+
|
|
+ qcom,dll-config = <0x0007442c>;
|
|
+
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&sleep_clk {
|
|
+ clock-frequency = <32764>;
|
|
+};
|
|
+
|
|
+&swr1 {
|
|
+ status = "okay";
|
|
+ wcd_rx: codec@0,4 {
|
|
+ compatible = "sdw20217010d00";
|
|
+ reg = <0 4>;
|
|
+ qcom,rx-port-mapping = <1 2 3 4 5>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&swr2 {
|
|
+ status = "okay";
|
|
+ wcd_tx: codec@0,3 {
|
|
+ compatible = "sdw20217010d00";
|
|
+ reg = <0 3>;
|
|
+ qcom,tx-port-mapping = <2 2 3 4>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&tlmm {
|
|
+ gpio-reserved-ranges = <32 8>;
|
|
+
|
|
+ dsi_p_rst_active: dsi-p-rst-active-state {
|
|
+ pins = "gpio133";
|
|
+ function = "gpio";
|
|
+ drive-strength = <8>;
|
|
+ bias-disable;
|
|
+ };
|
|
+
|
|
+ dsi_p_rst_suspend: dsi-p-rst-suspend-state {
|
|
+ pins = "gpio133";
|
|
+ function = "gpio";
|
|
+ drive-strength = <2>;
|
|
+ bias-pull-down;
|
|
+ };
|
|
+
|
|
+ dsi_p_te_active: dsi-p-te-active-state {
|
|
+ pins = "gpio86";
|
|
+ function = "mdp_vsync";
|
|
+ drive-strength = <2>;
|
|
+ bias-pull-down;
|
|
+ };
|
|
+
|
|
+ dsi_p_te_suspend: dsi-s-te-suspend-state {
|
|
+ pins = "gpio86";
|
|
+ function = "mdp_vsync";
|
|
+ drive-strength = <2>;
|
|
+ bias-pull-down;
|
|
+ };
|
|
+
|
|
+ dsi_s_rst_active: dsi-s-rst-active-state {
|
|
+ pins = "gpio137";
|
|
+ function = "gpio";
|
|
+ drive-strength = <8>;
|
|
+ bias-disable;
|
|
+ };
|
|
+
|
|
+ dsi_s_rst_suspend: dsi-s-rst-suspend-state {
|
|
+ pins = "gpio137";
|
|
+ function = "gpio";
|
|
+ drive-strength = <2>;
|
|
+ bias-pull-down;
|
|
+ };
|
|
+
|
|
+ dsi_s_te_active: dsi-s-te-active-state {
|
|
+ pins = "gpio87";
|
|
+ function = "mdp_vsync";
|
|
+ drive-strength = <2>;
|
|
+ bias-pull-down;
|
|
+ };
|
|
+
|
|
+ dsi_s_te_suspend: dsi-s-te-suspend-state {
|
|
+ pins = "gpio87";
|
|
+ function = "mdp_vsync";
|
|
+ drive-strength = <2>;
|
|
+ bias-pull-down;
|
|
+ };
|
|
+
|
|
+ bt_default: bt-default-state {
|
|
+ bt-en-pins {
|
|
+ pins = "gpio81";
|
|
+ function = "gpio";
|
|
+ drive-strength = <16>;
|
|
+ bias-disable;
|
|
+ };
|
|
+
|
|
+ sw-ctrl-pins {
|
|
+ pins = "gpio82";
|
|
+ function = "gpio";
|
|
+ bias-pull-down;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ fan_pwr_active: fan-pwr-active-state {
|
|
+ pins = "gpio109";
|
|
+ function = "gpio";
|
|
+ drive-strength = <2>;
|
|
+ bias-disable;
|
|
+ output-low;
|
|
+ };
|
|
+
|
|
+ fan_int: fan-int-state {
|
|
+ pins = "gpio13";
|
|
+ function = "gpio";
|
|
+ drive-strength = <2>;
|
|
+ bias-disable;
|
|
+ };
|
|
+
|
|
+ mcu_en_active: mcu-en-active-state {
|
|
+ pins = "gpio12";
|
|
+ function = "gpio";
|
|
+ bias-pull-down;
|
|
+ };
|
|
+
|
|
+ ts_p_rst_default: ts-p-rst-default-state {
|
|
+ pins = "gpio24";
|
|
+ function = "gpio";
|
|
+ bias-pull-up;
|
|
+ drive-strength = <8>;
|
|
+ };
|
|
+
|
|
+ ts_p_rst_sleep: ts-p-rst-sleep-state {
|
|
+ pins = "gpio24";
|
|
+ function = "gpio";
|
|
+ bias-pull-down;
|
|
+ drive-strength = <2>;
|
|
+ };
|
|
+
|
|
+ ts_p_int_default: ts-p-int-default-state {
|
|
+ pins = "gpio25";
|
|
+ function = "gpio";
|
|
+ bias-pull-up;
|
|
+ drive-strength = <8>;
|
|
+ };
|
|
+
|
|
+ ts_p_int_sleep: ts-p-int-sleep-state {
|
|
+ pins = "gpio25";
|
|
+ function = "gpio";
|
|
+ bias-pull-down;
|
|
+ drive-strength = <2>;
|
|
+ };
|
|
+
|
|
+ ts_s_rst_default: ts-s-rst-default-state {
|
|
+ pins = "gpio14";
|
|
+ function = "gpio";
|
|
+ bias-pull-up;
|
|
+ drive-strength = <8>;
|
|
+ };
|
|
+
|
|
+ ts_s_rst_sleep: ts-s-rst-sleep-state {
|
|
+ pins = "gpio14";
|
|
+ function = "gpio";
|
|
+ bias-pull-down;
|
|
+ drive-strength = <2>;
|
|
+ };
|
|
+
|
|
+ ts_s_int_default: ts-s-int-default-state {
|
|
+ pins = "gpio15";
|
|
+ function = "gpio";
|
|
+ bias-pull-up;
|
|
+ drive-strength = <8>;
|
|
+ };
|
|
+
|
|
+ ts_s_int_sleep: ts-s-int-sleep-state {
|
|
+ pins = "gpio15";
|
|
+ function = "gpio";
|
|
+ bias-pull-down;
|
|
+ drive-strength = <2>;
|
|
+ };
|
|
+
|
|
+ usb0_sbu_default: usb0-sbu-state {
|
|
+ oe-n-pins {
|
|
+ pins = "gpio140";
|
|
+ function = "gpio";
|
|
+ bias-disable;
|
|
+ drive-strength = <16>;
|
|
+ output-high;
|
|
+ };
|
|
+
|
|
+ sel-pins {
|
|
+ pins = "gpio141";
|
|
+ function = "gpio";
|
|
+ bias-disable;
|
|
+ drive-strength = <16>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ wcd_default: wcd-reset-n-active-state {
|
|
+ pins = "gpio108";
|
|
+ function = "gpio";
|
|
+ drive-strength = <16>;
|
|
+ bias-disable;
|
|
+ output-low;
|
|
+ };
|
|
+
|
|
+ wlan_en: wlan-en-state {
|
|
+ pins = "gpio80";
|
|
+ function = "gpio";
|
|
+ drive-strength = <8>;
|
|
+ bias-pull-down;
|
|
+ };
|
|
+};
|
|
+
|
|
+&uart7 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&uart14 {
|
|
+ status = "okay";
|
|
+
|
|
+ bluetooth {
|
|
+ compatible = "qcom,wcn7850-bt";
|
|
+
|
|
+ vddrfacmn-supply = <&vreg_pmu_rfa_cmn>;
|
|
+ vddaon-supply = <&vreg_pmu_aon_0p59>;
|
|
+ vddwlcx-supply = <&vreg_pmu_wlcx_0p8>;
|
|
+ vddwlmx-supply = <&vreg_pmu_wlmx_0p85>;
|
|
+ vddrfa0p8-supply = <&vreg_pmu_rfa_0p8>;
|
|
+ vddrfa1p2-supply = <&vreg_pmu_rfa_1p2>;
|
|
+ vddrfa1p8-supply = <&vreg_pmu_rfa_1p8>;
|
|
+
|
|
+ max-speed = <3200000>;
|
|
+ };
|
|
+};
|
|
+
|
|
+&uart15 {
|
|
+ status = "okay";
|
|
+
|
|
+ gamepad {
|
|
+ compatible = "gamepad,rsinput";
|
|
+
|
|
+ gamepad-name = "AYN Odin2 Gamepad";
|
|
+ gamepad-bus = <0x0003>;
|
|
+ gamepad-vid = <0x2020>;
|
|
+ gamepad-pid = <0x3001>;
|
|
+ gamepad-rev = <0x0001>;
|
|
+
|
|
+ vdd-supply = <&vreg_bob2>;
|
|
+ enable-gpios = <&tlmm 12 GPIO_ACTIVE_HIGH>;
|
|
+ pinctrl-0 = <&mcu_en_active>;
|
|
+ pinctrl-names = "default";
|
|
+ };
|
|
+};
|
|
+
|
|
+&ufs_mem_hc {
|
|
+ reset-gpios = <&tlmm 210 GPIO_ACTIVE_LOW>;
|
|
+ vcc-supply = <&vreg_l17b_2p5>;
|
|
+ vcc-max-microamp = <1300000>;
|
|
+ vccq-supply = <&vreg_l1g_1p2>;
|
|
+ vccq-max-microamp = <1200000>;
|
|
+ vdd-hba-supply = <&vreg_l3g_1p2>;
|
|
+
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&ufs_mem_phy {
|
|
+ vdda-phy-supply = <&vreg_l1d_0p88>;
|
|
+ vdda-pll-supply = <&vreg_l3e_1p2>;
|
|
+
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&usb_1 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&usb_1_dwc3_hs {
|
|
+ remote-endpoint = <&pmic_glink_hs_in>;
|
|
+};
|
|
+
|
|
+&usb_1_hsphy {
|
|
+ phys = <&pm8550b_eusb2_repeater>;
|
|
+
|
|
+ vdd-supply = <&vreg_l1e_0p88>;
|
|
+ vdda12-supply = <&vreg_l3e_1p2>;
|
|
+
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&usb_dp_qmpphy {
|
|
+ vdda-phy-supply = <&vreg_l3e_1p2>;
|
|
+ vdda-pll-supply = <&vreg_l3f_0p88>;
|
|
+
|
|
+ mode-switch;
|
|
+
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&usb_dp_qmpphy_out {
|
|
+ remote-endpoint = <&pmic_glink_ss_in>;
|
|
+};
|
|
+
|
|
+&xo_board {
|
|
+ clock-frequency = <76800000>;
|
|
+};
|
|
--
|
|
2.34.1
|
|
|